Analysis and optimization of nanometer CMOS circuits for soft-error tolerance | IEEE Journals & Magazine | IEEE Xplore