An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection | IEEE Journals & Magazine | IEEE Xplore