An Efficient Approach to On-Chip Logic Minimization | IEEE Journals & Magazine | IEEE Xplore