Wire Topology Optimization for Low Power CMOS | IEEE Journals & Magazine | IEEE Xplore