From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding | IEEE Journals & Magazine | IEEE Xplore