Processing math: 50%
An Approach for Adaptive DRAM Temperature and Power Management | IEEE Journals & Magazine | IEEE Xplore

An Approach for Adaptive DRAM Temperature and Power Management

Publisher: IEEE

Abstract:

High-performance DRAMs are providing increasing memory access bandwidth to processors, which is leading to high power consumption and operating temperature in DRAM chips...View more

Abstract:

High-performance DRAMs are providing increasing memory access bandwidth to processors, which is leading to high power consumption and operating temperature in DRAM chips. In this paper, we propose a customized low-power technique for high-performance DRAM systems to improve DRAM page hit rate by buffering write operations that may incur page misses. This approach reduces DRAM system power consumption and temperature without any performance penalty. We combine the throughput-aware page-hit-aware write buffer (TAP) with low-power-state-based techniques for further power and temperature reduction, namely, TAP-low. Our experiments show that a system with TAP-low could reduce the total DRAM power consumption by up to 68.6% (19.9% on average). The steady-state temperature can be reduced by as much as 7.84 ^{\circ}\hbox{C} and 2.55^{\circ}\hbox{C} on average across eight representative workloads.
Page(s): 684 - 688
Date of Publication: 16 June 2009

ISSN Information:

Publisher: IEEE

References

References is not available for this document.