VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory | IEEE Journals & Magazine | IEEE Xplore