Test Generation in Systolic Architecture for Multiplication Over - | IEEE Journals & Magazine | IEEE Xplore