Loading [a11y]/accessibility-menu.js
A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective | IEEE Journals & Magazine | IEEE Xplore

A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective


Abstract:

In this paper, we analyze the energy dissipation in spin-torque-transfer random access memory array (STTRAM). We present a methodology for exploring the design space to m...Show More

Abstract:

In this paper, we analyze the energy dissipation in spin-torque-transfer random access memory array (STTRAM). We present a methodology for exploring the design space to minimize the energy dissipation of the array while maintaining required read and write quality for a given magnetic tunnel junction technology. The proposed method shows the need for proper choice of the silicon transistor width and array operating voltage to minimize the energy dissipation of the STTRAM array. The write energy is found to be 10 × greater than read energy. Hence, read-write ratio becomes a crucial factor that determines energy for STTRAM last level caches (L2). An exploration is performed across several architectural benchmarks including shared and non-shared caches for detailed energy analysis.
Page(s): 809 - 817
Date of Publication: 25 February 2010

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.