A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic | IEEE Journals & Magazine | IEEE Xplore