Through-Silicon Via Planning in 3-D Floorplanning | IEEE Journals & Magazine | IEEE Xplore