Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage | IEEE Journals & Magazine | IEEE Xplore