Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout | IEEE Journals & Magazine | IEEE Xplore