Simplifying Clock Gating Logic by Matching Factored Forms | IEEE Journals & Magazine | IEEE Xplore