Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation | IEEE Journals & Magazine | IEEE Xplore