Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface | IEEE Journals & Magazine | IEEE Xplore