A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies | IEEE Journals & Magazine | IEEE Xplore