Dual Use of Power Lines for Design-for-Testability—A CMOS Receiver Design | IEEE Journals & Magazine | IEEE Xplore