A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS | IEEE Journals & Magazine | IEEE Xplore