A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing | IEEE Journals & Magazine | IEEE Xplore