Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures | IEEE Journals & Magazine | IEEE Xplore