Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application | IEEE Journals & Magazine | IEEE Xplore