Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology | IEEE Journals & Magazine | IEEE Xplore