Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation | IEEE Journals & Magazine | IEEE Xplore