Loading [a11y]/accessibility-menu.js
A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique | IEEE Journals & Magazine | IEEE Xplore

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique


Abstract:

This paper presents an 8-bit 320-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) with the linearity-improved technique. A linearity-improve...Show More

Abstract:

This paper presents an 8-bit 320-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) with the linearity-improved technique. A linearity-improved sampling switch with parasitic capacitance compensation, which makes the parasitic capacitance of sampling switch to be almost constant with varied input signal, is proposed. It also improves the matching of the differential sampling switches. Moreover, a metastability immunity technique is provided to suppress the uncertain decision behavior of dynamic comparator at high conversion rate. In addition, a bypass SAR logic that parallels comparator and SAR logic operations is exhibited to reduce the delay of SAR feedback loop. To demonstrate the proposed techniques, a design example of SAR ADC is fabricated in a 55-nm CMOS technology, consuming 1.2 mW at a 1-V power supply. It achieves a signal-to-noise-and-distortion ratio >43.5 dB and spurious free dynamic range >54 dB at 320 MS/s. The ADC core occupies an active area of only 0.02 mm2, and the corresponding figure of merit is 30 fJ/conversion step with Nyquist rate.
Page(s): 1545 - 1553
Date of Publication: 17 April 2018

ISSN Information:


References

References is not available for this document.