Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures | IEEE Journals & Magazine | IEEE Xplore