Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA | IEEE Journals & Magazine | IEEE Xplore