Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs | IEEE Journals & Magazine | IEEE Xplore