Low-Overhead Triple-Node-Upset-Tolerant Latch Design in 28-nm CMOS | IEEE Journals & Magazine | IEEE Xplore