Dual Processing Engine Architecture to Speed Up Optimal Ate Pairing on FPGA Platform | IEEE Conference Publication | IEEE Xplore