Pipeline Optimizations of Architecting STT-RAM as Registers in Rad-Hard Environment | IEEE Conference Publication | IEEE Xplore