VHDL Schematic Design and FPGA Simulation of Neural Network Activation Function using Continued Fractions

VHDL Schematic Design and FPGA Simulation of Neural Network Activation Function using Continued Fractions | IEEE Conference Publication | IEEE Xplore