Backlog Bounds Analysis of Different On-chip Cache Coherence Policies: A Network Calculus-Based Approch | IEEE Conference Publication | IEEE Xplore