A Simulation of Cache Sub-banking and Block Buffering as Power Reduction Techniques for Multiprocessor Cache Design | IEEE Conference Publication | IEEE Xplore