Optimization of Processor Architecture for Image Edge Detection Filter | IEEE Conference Publication | IEEE Xplore