Simulation of Standard Benchmarks in Hardware Implementations of L2 Cache Models in Verilog HDL

Simulation of Standard Benchmarks in Hardware Implementations of L2 Cache Models in Verilog HDL | IEEE Conference Publication | IEEE Xplore