Extrinsic Information Memory Reduced Architecture for Non-Binary Turbo Decoder Implementation | IEEE Conference Publication | IEEE Xplore