A 223Mbps FPGA Implementation of (10240, 5120) Irregular Structured Low Density Parity Check Decoder | IEEE Conference Publication | IEEE Xplore