Port assignment for interconnect reduction in high-level synthesis | IEEE Conference Publication | IEEE Xplore