High speed DDR2/3 PHY and dual CPU core design for 28nm SoC | IEEE Conference Publication | IEEE Xplore