A novel power noise simulation methodology for chip design using Wafer Level Chip Scale Packaging | IEEE Conference Publication | IEEE Xplore