Efficient test length reduction techniques for interposer-based 2.5D ICs | IEEE Conference Publication | IEEE Xplore