An all-digital delay-locked loop for high-speed memory interface applications | IEEE Conference Publication | IEEE Xplore