Apply high-level synthesis design and verification methodology on floating-point unit implementation

Apply high-level synthesis design and verification methodology on floating-point unit implementation | IEEE Conference Publication | IEEE Xplore