A dual-edge sampling CES delay-locked loop based clock and data recovery circuits | IEEE Conference Publication | IEEE Xplore