Active ESD protection for input transistors in a 40-nm CMOS process | IEEE Conference Publication | IEEE Xplore