High-speed and low-power VLSI-architecture for inexact speculative adder | IEEE Conference Publication | IEEE Xplore