Layout placement optimization with isolation rings for high-voltage VLSI circuits | IEEE Conference Publication | IEEE Xplore