Co-designed systems for deep learning hardware accelerators | IEEE Conference Publication | IEEE Xplore