Staggered latch bus: A reliable offset switched architecture for long on-chip interconnect | IEEE Conference Publication | IEEE Xplore